


FX505DY AMD Block Diagram


before PR3: PICASSO R5 3500H
After PR3: PICASSO R5 3550H



PCIE/WLAN/LAN/SSD


RX Side

TX Side






https://vinafix.com

Vinafix.com




拉線OK, 有幾Pin訊號待確認是否會使用到





用途HDT Debug 預留 (SR上件, ER ummount)





Vinafix.com


<Variant Name>







DDR4 SO-DIMM B rev 12002-00084900 5.2H STD






<https://vinafix.com>




<Variant Name>

CPU_CAP









If the VSS plane is cut to create a VDDIO_MEM_S3 plane, ceramic capacitors with NP0 or C0G dielectric are connected across the VDDIO_MEM_S3 and VSS plane split.




POWER RAIL			
CPU	CPU_FP5	FX505ZD	CRB線路
Power rail	VDDCR_SOC	+VDDCR_SOC	+APU_VDDSOC_RUN
	VDDIO_MEM_S3	+1.2V	+APU_VDDIO_SUS
	VDDIO_AUDIO	+1.8VS	+VDD_AUD_ALW
	VDD_33	+3VS	+3.3V_RUN
	VDD_18	+1.8VS	+1.8V_RUN
	VDD_18_S5	+1.8VSUS	+1.8V_ALW
	VDD_33_S5	+3VSUS	+3.3V_ALW
	VDDP_S5	+0.9VSUS	+VDDP_ALW
	VDDP	+0.9VS	+VDDP_RUN
	VDDBT_RTC	+1.5VA	+VDDBT_RTC
	VDDCR	+VDDCR_VDD	+APU_VDDCORE_RUN



1pcs 0.22uF / 1pcs 1uF



CPU_GND




Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>

UX362FA R1.3 board will verify this circuit 7/E



PR modify 1031A_Change RST Circuit (All)



Vinafix.com


<Variant Name>

ASUS		Title : RST_Reset Circuit	
ASUSTeK COMPUTER INC. N84		Engineer: SZNB1	
Size	Project Name	Rev	
B	FX505DY	R1.0	
Date	Thursday, November 29, 2018	Sheet	32 of 103



The distance from L3301 to C3347 within 200 mil.



33/34 pin ground pad
need ground via




CLKREQ_GLAN#, PCIE_WAKE#
should be PU on the host side

+1V_LAN


The diagram shows a parallel combination of two capacitors, C3305 and C3308, connected between a supply rail labeled VDD_REG and a ground symbol labeled GND. Capacitor C3305 has a value of 0.1uF/25V and is marked with @5WR. Capacitor C3308 has a value of 4.7uF@6.3V and is also marked with @5WR. The capacitors are connected in parallel, with one terminal of each capacitor connected to VDD_REG and the other terminal connected to GND.




2nd: P/N:07G010952500 HOSONIC/E35B




CPU_Power








RTC Power



X570SD 線路預留



LAN Connector




D3401,D3402 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G

2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




GND_LAN_T 上禁止加任何零件



teknisi indonesia

Project Name	
G703GI	
Title :	CPL-II System Setting, R1.10

Hall Sensor




06033-00010000 另一顆料，互為替代料，目前沒3D Drawing

ASUS		Title : Hall sensor	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size A	Project Name FX505DY		Rev R1.0
Date: Thursday, November 29, 2018		Sheet 37 of 103	


Main Board	
-------------------	--



請放置於空曠處 (TOP)




請放置於空曠處 (BOTTOM)




Title			
<Title>			
https://vinafix.com			
Size	Document Number		Rev
A	<Doc>		R1.0
Date:	Thursday, November 29, 2018	Sheet	19 of 103

Click pad

Slave (touchpad) address: 0X15











KB Backlight




Vinafix.com



HDMI PWR +5VS HDMI




HDMI Conn.



HDMI EMI



CPU Thermal Sensor (CPU OTP使用, NCT7717)




VRAM Thermal Sensor (為保護GPU VRAM使用(G781))


Near GPU VR

PHILIP PMBS3904


Place in the center of CPU socket.




CPU FAN



GPU FAN



4Pins Fan Connector Pins Definition



Pin No.	Function
Pin 1	TACHO
Pin 2	GNA
Pin 3	PWM
Pin 4	+5V

--Variant Name--

SATA Conn. 2.5 HDD







Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

78	1.30	CON	75
72	1.30	CON	75
66	1.30	CON	75
66	DISCONNECTED (NO DATA)	FEED (FEED-NO DATA)	69
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
58	N/C	Connector Key	57
52	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	55
52	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	55
46	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	47
40	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	43
34	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	37
28	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	31
22	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	25
16	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	19
10	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	13
4	FEED (FEED-NO DATA)	FEED (FEED-NO DATA)	7



<Variant Name>






MIC

Analog

Digital

<https://vinafix.com>










Speak Connector



EMI 建議 Jack 需要放 Doide 以避令 EPO

12014-00990300







Vinafix.com

EC Chip - IT8225



EC Power




Short Land & 0 ohm



SPI ROM



PR modify 1031A_Change PS_ON to PS_ON_EC




PR modify 1018A

PR modify 1030A


PR modify 1030A

PR modify 1030A


LED_TYPE_ID	
H	RGB
L	RED




LPC_L1800H GD, LPC Power Rail +3V5



LPC Debug Port



MB BD TO LED CONN 12018-00072200



<https://vinafix.com>

Power LED

AIR PLANE LED

NOTE: AIR_LED#_R
High -> airplane mode ON -> LED ON
Low -> airplane mode OFF -> LED OFF

Charger LED



PCB/ID LOCATION

PWR LED LED5601
Charger LED LED5606
HDD LED LED5604
RF LED LED5602



HDD LED

Project Name
FX505DY
_Side_LED

Rev
R1.0




Camera Signal



Pin Description


PIN	NAME	PIN FUNCTION
1	OUT	Switch Output: Output MOSFET Source. Typically connect to switched side of load.
2	GND	Ground
3	EN	Enable: Logic level enable input. Make sure EN pin never floating.
4	DSG	Shutdown Discharge: Open-drain N-MOS. It will turned on when G5244 is turned off. By connecting a resistor from DSG to OUT pin, user can discharge OUT when G5244 is shutdown.
5.	IN	Input Supply: Output MOSFET Drain, which also supplies IC's internal circuitry. Connect to positive supply.

Control Signal (LCD/BL)



1. POWER SEQUENCE

To prevent a latch-up or DC operation of the LCD module, the power on/off sequence shall be as shown in below



- | | | |
|------------------------|-----------------------|-------------|
| ● 0.5ms ≤ T1 ≤ 10 ms | ● 0ms < T7 ≤ 50ms | ● 0ms ≤ T18 |
| ● 0ms ≤ T2 ≤ 200 ms | ● 0ms < T9 | ● 50ms < T8 |
| ● 0ms ≤ T3 ≤ 200 ms | ● 0ms ≤ T10 ≤ 500 ms | |
| ● 0ms ≤ T13 | ● 0.5ms ≤ T11 ≤ 10 ms | |
| ● 0ms ≤ T14 | ● 500ms ≤ T12 | |
| ● 0ms ≤ T17 | ● 0ms ≤ T15 | |
| ● T3+T4+T5+T6+T8+200ms | ● 0ms ≤ T16 | |



Notes:

1. When the power supply VDD is 0V, keep the level of input signals on the low or keep high impedance.
2. Do not keep the interface signal high impedance when power is on. Back Light must be turn on after power for logic and interface signal are loaded.

POWER GOOD DETECTER


0.95/1.8/3/5vsus

DEEP S3




Power Good


Power Good



teknisi indonesia




DC-IN Connector




<https://vinafix.com>

Battery Connector



Note: Battery Connector 正確性與BAT1_IN_OC#是否預留!

ASUS		Project Name	Rev
		FX505DY	R1.0
Title : DC & BAT IN			
Size	Dept.:	Engineer:	
A3	NB_Power team	CS Lin	
Date: Thursday, November 29, 2018		Sheet	60 of 103




<Variant Name>

		Title : SREW HOLE	
ASUSTeK COMPUTER INC. NB4		Engineer: EE	
Size A	Project Name FX505DY		Rev R1.0

Date: Thursday, November 29, 2018

Sheet 67 of 103

<https://vinafix.com>

		Project Name	Rev
		FX505DY	R1.0
Title : AMD_CPU_GND			
Size B	Dept.: ASUSTeK COMPUTER INC. Engineer: RD2 EE3		
Date: Thursday, November 29, 2018	Sheet	68	of 103

PR modify 1029A




Default: L (off) ; H(on)

[illegible]

BIM VIEW

H5401
1
C110D110

PWR LED DBLED01	Charger LED DBLED04	HDD LED DBLED03	RF LED DBLED02
			





Redriver Control strap pin

	USB1_C1	USB1_C2	USB3_C1	USB3_C2
PULL HIGH	DNI: unmount	DNI: unmount	DNI: unmount	DNI: unmount
OPEN MEDIUM				
PULL LOW	DNI: unmount	DNI: unmount	DNI: unmount	DNI: unmount




DNI: unmount

N: inout



CPU 對 USB-redriver 長度: 11 inch => 建議不使用Medium (若是fail再改Low)
Vendor layout 建議: 每一段等長5mm 以內; 建議穿層僅能繞2次;

PR modify 1105B
EMI issue change


USB3.0_Port 3




USB2.0_Port 0




*Variant Name




<https://vinafix.com>











03008-00050000 (samsung)
替代料號: 03008-00050400 (Micron)




替代料號: 03008-00050400 (Micron)

M的J1和J10 pin 的pull
n電阻需不需要上(公版沒上: 但X550IK 有上)
件確認




+1.5VSG





GDDR5 256x32_7.0G (8Gb)

Priority	Company	Model Name	Base		Voltage	Speed	MP Schedule	ASUS P/N
1	Samsung	K4G80325FB-HC28	Samsung	256x32	1.35V/1.55V	6.0G/7.0G	MP	03008-00050000
2	Micron	MT51J256M32HF-70:A	Micron	256x32	1.35V/1.5V	6.0G/7.0G	MP	03008-00050400

	Project Name X550IU	Re R
---	-------------------------------	---------





Power on sequence




Power Up Sequence

3-225	All the GPU supplies, except for VDD_33, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a
3-230	It is recommended that the 3.3-V rail ramp up first.
3-235	The VDD_18 rail must reach its steady state at least 10 μ s before VDDC, VDDCI, VDD_08, and VMEMIO start to ramp up.



<https://vinafix.com>




Vinafix.com

<Variant Name>

ASUS		Project Name	FX505DY	Rev	R1.0
Title :		PW_+0.9VSUS			
Size	Dept.:	NB Power team		Engineer:	CS Lin
A3	Date: Thursday, November 29, 2018	Sheet	83	of	103

TX2P_DPD0P	AY22	✗
TX2M_DPD0N	BA22	✗
TX1P_DPD1P	AY21	✗
TX1M_DPD1N	BA21	✗
TX0P_DPD2P	AY20	✗
TX0M_DPD2N	BA20	✗
TXCDP_DPD3P	AY19	✗
TXCDM_DPD3N	BA19	✗
AUX1P	AY11	✗
AUX1N	BA11	✗
DDC1CLK	AY10	✗
DDC1DATA	BA10	✗
TX5P_DPC0P	AY27	✗
TX5M_DPC0N	BA27	✗
TX4P_DPC1P	AY26	✗
TX4M_DPC1N	BA26	✗
TX3P_DPC2P	AY25	✗
TX3M_DPC2N	BA25	✗
TXCCP_DPC3P	AY24	✗
TXCCM_DPC3N	BA24	✗
AUX2P	AP19	✗
AUX2N	AM19	✗
DDC2CLK	AV19	✗
DDC2DATA	AU19	✗



<https://vinafix.com>

		Project Name	Rev
X550IU			R1.0
Title : DGPU_TMDP			
Size	Dept.:	Engineer:	
A	ASUSTek Computer Inc.	RD1/EE2	
Date:	Thursday, November 29, 2018	Sheet	77 of 103

Flag code	EC SMBIOS read DGPO Temperature cmd	DGPO TYPE	Remark
01	step1:82 01 04 0F 00 01 C3 step2:82 03 03 04 xx xx xx xx	BIOM-M1-20 BIOM-M1-20	BI 1 代原本 表示有读取 的CPU 温度
02	step1:82 01 04 0F 00 01 BE step2:82 02 04 C0 30 00 14 step3:82 01 04 0F 00 00 BF step4:82 03 03 xx xx xx xx	BIOM-M1-70	



SVC	SYD	V	
0	0	1.1	
0	1	1.0	
1	0	0.9	DEFAULT
1	1	0.8	



DGPOs size	BIF_MEM_AP_SIZE [2-6]
128 MB	000
256 MB	001

	BIOS_ROM_EN GPIO_10 GPIO_12	BIF_MEM_AP_SIZE [2-6] GPIO_11	BIF_MEM_AP_SIZE [2-6] GPIO_11	TS_RAMP_SWING on GPIO_11	TS_RAMP_SWING on GPIO_11	BIF_MEM_EN_A on GPIO_11	BIF_MEM_EN_B on GPIO_11
PULL UP	1: Enable external BIOS ROM device	DN1	DN1	1: dGPU does not drive any display (Intel/MSU)	1: The transmitter half swing is enabled	1: Tx de-emphasis enabled	1: The CLKREQB power management capability is enabled
PULL DOWN	0: Disable external BIOS ROM device	DN1	DN1	0: VSA Controller capacity enabled	0: The transmitter full swing is enabled	0: Tx de-emphasis disabled	0: Disabled



	DBGDATA_7 DBGDATA_8	DBGDATA_5 DBGDATA_4	DBGDATA_3	DBGDATA_2 DBGDATA_1	DBGDATA_0	HSYNC HSYNC	Reserved on GPIO_10	Reserved on GPIO_10
PULL UP	1: Set the SMBUS slave address 0x40	1: Set the SMBUS slave address 0x40	1: Set the SMBUS slave address 0x40	1: Set the SMBUS slave address 0x40	1: Set the SMBUS slave address 0x40	1: Special Usage	1: DNE for normal operation	1: DNE for normal operation
PULL DOWN	0: Set the SMBUS slave address 0x40	0: Set the SMBUS slave address 0x40	0: Set the SMBUS slave address 0x40	0: Set the SMBUS slave address 0x40	0: Set the SMBUS slave address 0x40	0: DNE for normal operation	0: Default	0: Default

SMBus slave address of GPU



	ASUS	ASUS	ASUS	ASUS	ASUS
VRAM	48	48	48	48	48
	0000-00000000	0000-00000000	0000-00000000	0000-00000000	0000-00000000
	0000-00000000	0000-00000000	0000-00000000	0000-00000000	0000-00000000
	0000-00000000	0000-00000000	0000-00000000	0000-00000000	0000-00000000



FOR VRAM SKU Table

SR SKU Table
000-SAMSUNG 4G 03008-00050500 -----SOW BOM
001-MICRON 4G 03008-00050400 -----60W BOM






<https://vinafix.com>







<https://vinafix.com>



teknisi indonesia



Load Switch




<https://vinafix.com>



03008-00050000 (samsung)

替代料號: 03008-00050400 (Micron)



Priority	Company	Model Name	Base		Voltage	Speed	MP Schedule	ASUS P/N
1	Samsung	K4G80325FB-HC28	Samsung	256x32	1.35V/1.55V	6.0G/7.0G	MP	03008-00050000
2	Micron	MT51J256M32HF-70:A	Micron	256x32	1.35V/1.5V	6.0G/7.0G	MP	03008-00050400

R1.0




ILMT for OCP

ILMT State	OCP
0	8A
Floating	10A
1	12A


PT840* 請放置 PU8401旁;並請放置Trace 上!


P_1P8VSUS_LX_30



<https://vinafix.com>

<https://vinafix.com>


		Project Name	Rev
		FX505DY	R1.0
Title : AMD_CPU_GND			
Size B	Dept.: ASUSTeK COMPUTER INC. Engineer: RD2 EE3		
Date: Thursday, November 29, 2018	Sheet	102	of 103



Vinafix.com

Adaptor select
total power = 90% ADP

Adaptor select				
	M Series	Q Series		
P88921	10m	5m		
P88936				
14K	0.4V	30W	120W	
31.6K	0.8V	40W	150W	
56K	1.2V	45W	180W	
93.1K	1.6V	65W	230W	
150K	2.0V	75W	280W	
270K	2.4V	90W	330W	
560K	2.8V	120W	400W	



AC limit = 100% ADP
Bat limit = byte 7 x 1.7






ASUS		Project Name	
FX505DY		File	
PK CHARGER		Engineer	CS Lin
Date		Drawn	
Rev		Check	
Appr		By	


Address	QwT6	QwT7	QwT8	QwT9	QwT6	QwT6	QwT7	QwT8
PR9101	1.0h	1.5h	2h	3.6h	3.9h	4.3h	5.1h	6h
PR9102	0.9h	1.2h	1.5h	1.7h	1.8h	2.1h	2.3h	2h

Register Address							
Address	Sw03	Sw01	Sw02	Sw05	Sw04	Sw06	Sw07
R/W	R	R	R	R	R	R	R
Function	Temp. alarm threshold setting			Demand temp. data			bit 0 = 0 bit 1 = 0 bit 2 = 0 bit 3 = 0 bit 4 = 0 bit 5 = 0 bit 6 = 0 bit 7 = 0

The diagram illustrates a 100W Class D amplifier circuit. It features a central MOSFET driver stage and ten output power stages. The central stage includes a MOSFET (PDS11) and a transformer (PDS12) for driving a speaker. The output stages are arranged in two columns, each with a MOSFET (PDS11) and a transformer (PDS12) for driving a speaker. The diagram is labeled with component values and part numbers, and includes a watermark for 'vinylmix.com'.




+VTT I_{max}= 0.01A



Vinafix.com

<https://vinafix.com>

		Project Name	Rev
		FX505DY	R1.0
Title : AMD_CPU_GND			
Size B	Dept.: ASUSTeK COMPUTER INC. Engineer: RD2 EE3		
Date: Thursday, November 29, 2018	Sheet	103	of 103